
# RSN34007F / RSN34007FT Raonsemi Green Power Module (GPM) 650V 40A Inverter


## Features

- 650V / 40A 3-Phase IGBT Inverter
- Low-Losses & Short-Circuit-Rated IGBTs
- Soft Reverse Recovery Diodes
- Built-In Bootstrap Diodes
- DBC Substrate
- Under-Voltage Lock-Out for high side and low side
- Short-Circuit Protection (SC)
- Over Temperature Protection (RSN3\*\*07FT only)
- LVIC Temperature Output (RSN3\*\*07F only)
- 3.3 V and 5V Input Logic Compatible : Active High
- Fault Signaling : LVIC UVLO and Short-circuit Protection
- Isolation Rating of 1500 Vrms/1 min
- UL 1557 Certified

# **Typical Applications**

- Air-conditioner, Washing machine etc.
- Motor Control Industrial Motor (AC 200 V Class)





Preliminary




Figure 2. Pin Configuration – Top View




Figure 3. Tc Measurement Point

## **PIN DESCRIPTION**

Pin Number	Pin Name	Pin Description
(1-1)	V <sub>SS</sub>	Common Supply Ground, connected to HVIC
(1-2)	V <sub>DDH</sub>	High-Side Bias Voltage for U Phase IC
2	V <sub>BU</sub>	High-Side Bias Voltage for U Phase IGBT Driving
3	V <sub>BV</sub>	High-Side Bias Voltage for V Phase IGBT Driving
4	V <sub>BW</sub>	High-Side Bias Voltage for W Phase IGBT Driving
5	IN(UH)	Signal Input for High-Side U Phase
6	IN(VH)	Signal Input for High-Side V Phase
7	IN(WH)	Signal Input for High-Side W Phase
8	V <sub>DDH</sub>	High-Side Bias Voltage for U Phase IC
9	V <sub>SS</sub>	Common Supply Ground, connected to HVIC
10	IN(UL)	Signal Input for Low-Side U Phase
11	IN(VL)	Signal Input for Low-Side V Phase
12	IN(WL)	Signal Input for Low-Side W Phase
13	V <sub>DDL</sub>	Low-Side Bias Voltage for IC and IGBTs Driving
14	/FO	Fault Output
15	Csc	Input for Current Protection
16	V <sub>SS</sub>	Common Supply Ground, connected to LVIC
17	V <sub>OT</sub>	Voltage Output for LVIC Temperature
18	Nw	Negative DC-Link Input for W Phase
19	Nv	Negative DC-Link Input for V Phase
20	Nu	Negative DC-Link Input for U Phase
21	W	Output for W Phase
22	V	Output for V Phase
23	U	Output for U Phase
24	Р	Positive DC-Link Input
25	NC	Not Connected

## ABSOLUTE MAXIMUM RATINGS (Tj = 25°C unless otherwise noted)

Symbol	Rating	Conditions	Rating	Unit
/ERTER PA	RT			
$V_{\text{PN}}$	Supply Voltage	Applied between $P-N_U$ , $N_V$ , $N_W$	450	V
V <sub>PN(surge)</sub>	Supply Voltage (Surge)	Applied between $P-N_U$ , $N_V$ , $N_W$	500	V
V <sub>ces</sub>	Collector-Emitter Voltage		650	V
Ic	Each IGBT Collector Current	T <sub>c</sub> =25°C, T <sub>j</sub> ≤150°C	40	А
I <sub>cp</sub>	Each IGBT Collector Current (Peak)	T <sub>c</sub> =25°C, T <sub>j</sub> ≤150°C, Under 1ms Pulse Width (Note 1)	80	A
Pc	Collector Dissipation	T <sub>c</sub> =25°C per One Chip (Note 1)	139	W
Tj	Operating Junction Temperature		-40~150	°C

#### CONTROL PART

V <sub>DD</sub>	Control Supply Voltage	Applied between $V_{\text{DDH}},V_{\text{DDL}}\text{-}V_{\text{SS}}$	20	V
V <sub>BS</sub>	High-Side Control Bias Voltage	Applied between $V_{\text{BU}}\text{-}V_{\text{SU}},~V_{\text{BV}}\text{-}V_{\text{SV}},~V_{\text{BW}}\text{-}V_{\text{SW}}$	20	V
V <sub>IN</sub>	Input Signal Voltage	Applied between IN(UH), IN(VH), IN(WH), IN(UL), IN(VL), IN(WL) - V <sub>SS</sub>	-0.5~V <sub>DD</sub> +0.5	V
V <sub>FO</sub>	Fault Output Supply Voltage	Applied between Fo-Vss	-0.5~V <sub>DD</sub> +0.5	V
I <sub>FO</sub>	Fault Output Current	Sink Current at Fo pin	5	mA
V <sub>sc</sub>	Current Sensing Input Voltage	Applied between $C_{sc}$ – $V_{SS}$	-0.5~V <sub>DD</sub> +0.5	V
Tj	Operating Junction Temperature		-40~150	°C

## BOOSTSTRAP DIODE PART

V <sub>RRM</sub>	Maximum Repetitive Reverse Voltage	650	V
Tj	Operating Junction Temperature	-40~150	°C

### TOTAL SYSTEM

V <sub>PN(PROT)</sub>	Self-Protection Supply Voltage Limit (Short-Circuit Protection Capability)	$V_{DD}=V_{BS}=13.5$ ~16.5V, T <sub>j</sub> =150°C, Non-Repetitive, < 2 µs	400	V
Tc	Module Case Operation Temperature	See Figure 2	-40~125	°C
T <sub>stg</sub>	Storage Temperature		-40~125	°C
V <sub>iso</sub>	Isolation Voltage	60 Hz, Sinusoidal, AC 1 Minute, Connection Pins to Heat Sink Plate	1500	Vrms

1. These values had been made an acquisition by the calculation considered to design factor.

#### THERMAL RESISTANCE


Symbol	Parameter	Conditions	Min	Тур	Мах	Unit
R <sub>th(j-c)Q</sub>	Junction-to-Case Thermal	Inverter IGBT Part (per 1/6 module)	-	-	0.9	°C/W
R <sub>th(j-c)F</sub>	Resistance (Note 2)	Inverter FWDi Part (per 1/6 module)	-	-	1.8	°C/W


2. For the measurement point of case temperature (Tc), please refer to Figure 2.

### ELECTRICAL CHARACTERISTICS (Tj = 25°C unless otherwise specified.)

Sy	/mbol	Parameter	Con	ditions	Min	Тур	Max	Unit
NVE	RTER PA	RT						
V	CE(sat)	Collector-Emitter Saturation Voltage	V <sub>DD</sub> =V <sub>BS</sub> =15V V <sub>IN</sub> =5V	I <sub>c</sub> =40A, T <sub>j</sub> =25°C	-	1.6	1.9	V
	$V_{F}$	FWDi Forward Voltage	V <sub>IN</sub> =0V	I <sub>c</sub> =-40A, T <sub>j</sub> =25°C	-	1.7	2.2	V
	t <sub>on</sub>				-	1.5	-	μs
	t <sub>c(on)</sub>		Vau=300V/ Vaa=15 V/ L-	-404 T-25°C	-	0.2	-	μs
HS	HS t <sub>off</sub>		$V_{PN}=300V$ , $V_{DD}=15$ V, $I_c=40A$ $T_j=25^{\circ}C$ $V_{1N}=0V$ $\leftrightarrow$ 5V, Inductive Load, See Figure 3		-	1.5	-	μs
	t <sub>c(off)</sub>		(Note 3)	(Note 3)		0.1	-	μs
	t <sub>rr</sub>	Cuvitabia a Tiazaa			-	0.1	-	μs
	t <sub>on</sub>	Switching Times			-	1.4	-	μs
	t <sub>c(on)</sub>		V <sub>PN</sub> =300V, V <sub>DD</sub> =15 V, I <sub>c</sub> =	-404 T-25°C	-	0.2	-	μs
LS	t <sub>off</sub>		V <sub>IN</sub> =0V↔5V, Inductive	Load, See Figure 3	-	1.4	-	μs
	t <sub>c(off)</sub>		(Note 3)		-	0.1	-	μs
	t <sub>rr</sub>				-	0.1	-	μs
	I <sub>ces</sub>	Collector-Emitter Leakage Current	$V_{ce} = V_{ces}$		-	_	1	mA

 ton and toff include the propagation delay of the internal drive IC. tc(on) and tc(off) are the switching times of IGBT under the given gatedriving condition internally. For the detailed information, please see Figure 3.





(a) turn-on



Figure 3. Switching Time Definition

Symbol	Parameter	Со	nditions	Min	Тур	Max	Unit
CONTROL PA	RT						
	Quiescent V <sub>DD</sub> Supply	V <sub>DDH</sub> =15V, V <sub>IN(UH,VH,WH)</sub> =0V	V <sub>DDH</sub> -V <sub>SS</sub>	-	-	0.10	mA
	Current	V <sub>DDL</sub> =15V, V <sub>IN(UL,VL,WL)</sub> =0V	$V_{DDL}$ - $V_{SS}$	-	-	1.50	mA
I <sub>QBS</sub>	Quiescent VBS Supply Current	V <sub>DD</sub> =V <sub>BS</sub> =15V, V <sub>IN(UH,VH,WH)</sub> =0V	$\begin{array}{l} V_{BU} - V_{SU}, \ V_{BV} - V_{SV}, \\ V_{BW} - V_{SW} \end{array}$	-	-	0.10	mA
$V_{\text{FOH}}$	Fault Output Voltage	$V_{DD}$ =15V, $V_{sc}$ =0V, $V_{FO}$ Circuit: 10k $\Omega$ to 5V	Pull-up	4.90	-	-	V
$V_{\text{FOL}}$		$V_{DD}$ =15V, $V_{sc}$ =1V, $I_{FO}$ =1mA		-	-	0.95	V
V <sub>SC(ref)</sub>	Short Circuit Trip Level	$V_{DDH}=V_{DDL}=15V$	C <sub>SC</sub> -V <sub>SS</sub>	0.455	0.48	0.505	V

Preliminary

#### ELECTRICAL CHARACTERISTICS (Tj = 25°C unless otherwise specified.) (continued)

Symbol	Parameter	Cond	litions	Min	Тур	Max	Unit
CONTROL PAR	RT						
$U_{VDDD}$		Detection Level		10.3	-	12.5	V
U <sub>VDDR</sub>	Supply Circuit Under-Voltage	Reset Level		10.8	-	13.0	V
U <sub>VBSD</sub>	Protection	Detection Level		10.0	-	12.0	V
U <sub>VBSR</sub>		Reset Level	Reset Level		-	12.5	V
V <sub>IN(ON)</sub>	ON Threshold Voltage			-	-	2.6	V
V <sub>IN(OFF)</sub>	OFF Threshold Voltage	Applied between $V_{IN(UH,VH,V)}$	WH)-VSS, VIN(UL,VL,WL)-VSS	0.8	_	-	V
OT <sub>trip</sub>	Over temperature protection	VDD=15V	Trip level	130	140	150	°C
OT <sub>hys</sub>	(RSN3**07F <u>T</u> )	Detect LVIC temperature	Hysteresis of trip-reset	-	10	-	°C
V <sub>ot</sub>	Voltage Output for LVIC Temperature Sensing Unit	V <sub>DDL</sub> =15V, T <sub>LVIC</sub> =25°C See Figure 4 and 5 (Note 5)		0.88	1.13	1.39	V
t <sub>FOD</sub>	Fault-Out Pulse Width			20	-	-	us

 Short-circuit current protection functions only at the low-sides because the sense current is divided from main current at low-side IGBTs. Inserting the shunt resistor for monitoring the phase current at NU, NV, NW terminal, the trip level of the short-circuit current is changed.

5. T<sub>LVIC</sub> is LVIC temperature and VOT is only for sensing temperature of LVIC and cannot shutdown IGBTs automatically. The relationship between VOT voltage output and LVIC temperature is described in Figure 5. It is recommended to add a ceramic capacitor of 10 nF or more between VOT and VSS (Signal Ground) to make the VOT more stable. Refer to the application note for this products about usage of VOT.





Figure 4. Internal Block Diagram and Interface Circuit of  $V_{\text{OT}}$ 



Preliminary

# ELECTRICAL CHARACTERISTICS (Tj = 25°C unless otherwise specified.) (continued)

### BOOTSTRAP DIODE/RESISTOR PART

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
VF	Forward Voltage	I <sub>F</sub> =0.1A, T <sub>j</sub> =25°C	See Figure 6	-	1.6	-	V




Figure 6. Characteristics of Bootstrap Diode

#### **RECOMMENDED OPERATING RANGES**

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>PN</sub>	Supply Voltage	Applied between $P-N_U$ , $N_V$ , $N_W$	I	300	400	V
V <sub>DD</sub>	Control Supply Voltage	Applied between $V_{\text{DDH}}\text{-}V_{\text{SS}},V_{\text{DDL}}\text{-}V_{\text{SS}}$	13.5	15.0	16.5	V
$V_{BS}$	High-Side Control Bias Voltage	Applied between $V_{\text{BU}}\text{-}V_{\text{SU}},V_{\text{BV}}\text{-}V_{\text{SV}},V_{\text{BW}}\text{-}V_{\text{SW}}$	13.0	15.0	18.5	V
dV <sub>DD</sub> /dt, dV <sub>BS</sub> /dt	Control Supply Variation		-1	I	+1	V/µs
t <sub>dead</sub>	Blanking Time for Preventing Arm – Short	For Each Input Signal	1.0	-	-	μs
f <sub>PWM</sub>	PWM Input Signal	−40°C≤T <sub>C</sub> ≤125°C, −40°C≤T <sub>j</sub> ≤150°C	-	-	20	kHz
PWIN(ON)	Minimum Input Pulse	(Note 6)	0.7	-	-	
PWIN(OFF)	Width		0.7	-	-	μs
Tj	Junction Temperature		-40	-	+150	°C

6. This product might not make output response if input pulse width is less than the recommended value.

7. RC coupling at each input might change depending on the PWM control scheme used in the application and the wiring impedance of the application's printed circuit board. The input signal section integrates 5 kΩ (typ.) pull-down resistor. Therefore, when using an external filtering resistor, please pay attention to the signal voltage drop at input terminal.




Figure 7. Recommended MCU I/O Interface Circuit

## PACKAGE MARKING AND ORDERING INFORMATION

Device	Device Marking	Package	Shipping
RSN34007F(T)	RSN34007F(T)	GPM24-AA	480 ea/box

## **MECHANICAL CHARACTERISTICS AND RATINGS**

Parameter	Conditions		Min	Тур	Max	Unit
Device Flatness	See Figure 8		-50	-	120	μm
Mounting Torque	Mounting Screw: M3	Recommended 1.18 N·m	0.59	0.69	0.78	N∙m
Terminal Pulling Strength	Control terminal : Loard 5N Power terminal : Load 10N		10	-	-	S
Terminal Bending Strength	Control terminal : Loard 5N Power terminal : Load 10N 90 degree Bend		2	-	-	times
Weight			-	9.6	-	g





Figure 8. Flatness Measurement Position

## TIME CHARTS OF GPMs PROTECTIVE FUNCTION



1: Normal operation: IGBT ON and carrying current.

2: Under-voltage detection (UVDDD).


3: All low-side IGBT OFF in spite of control input condition.

4: Fault output operation starts with a fixed pulse width.

5: Under-voltage reset (UVDDR).

6: Normal operation: IGBT ON and carrying current by triggering next signal from LOW to HIGH.

#### Figure 9. Under-voltage Protection (Low-side)



1: Normal operation: IGBT ON and carrying current.


2: Under-voltage detection (UVBSD).

3: IGBT OFF in spite of control input condition, but there is no fault output signal.

4: Under-voltage reset (UVBSR).

5: Normal operation: IGBT ON and carrying current by triggering next signal from LOW to HIGH.

## Figure 10. Under-voltage Protection (High-side)



1: Normal operation: IGBT ON and carrying current.

2: LVIC temperature exceed OT trip level (OT<sub>t</sub>).


3: All low-side IGBTs OFF in spite of control input condition.

4: Fault output operation starts with a fixed pulse width (min. 20us).

5: LVIC temperature drop to OT reset level.

6: Normal operation: IGBT ON and carrying current by triggering next signal from LOW to HIGH.

#### Figure 11. Over-temperature Protection (RSN3\*\*07FT only)



(With the external sense resistance and RC filter connection)

1: Normal operation: IGBT ON and carrying current.

2: Short-circuit current detection (SC trigger).

3: All low-side IGBTs gate are hard interrupted.

4: All low-side IGBTs turn OFF.

5: Fault output operation starts with a fixed pulse width (min. 20us).

6: Input HIGH - IGBT ON state, but during the active period of fault output, the IGBT doesn't turn ON.

7: Fault output operation finishes, but IGBT doesn't turn on until triggering the next signal from LOW to HIGH.

8: Normal operation: IGBT ON and carrying current.

#### Figure 12. Short-circuit Current Protection (Low-side Operation Only)




Figure 13. Typical Application Circuit

#### NOTES:

- 8. To avoid malfunction, the wiring of each input should be as short as possible (less than 2–3 cm).
- Fault output is an open-drain type. This signal line should be pulled up to the positive side of the MCU or control power supply with a resistor that makes I<sub>FO</sub> up to 1 mA. Please refer to Figure 7.
- Input signal is active-HIGH type. There is a 5 kΩ resistor inside the IC to pull-down each input signal line to GND. RC coupling circuits should be adopted for the prevention of input signal oscillation. RC time constant should be selected in the range 50~150 ns (recommended R = 100Ω, C = 1 nF). Please refer to Figure 7.
- Each wiring pattern inductance of point A should be minimized (recommend less than 10 nH). Use the shunt resistor Rsh of surface mounted (SMD) type to reduce wiring inductance. To prevent malfunction, wiring of point E should be connected to the terminal of the shunt resistor R3 as close as possible.
- 12 To insert the shunt resistor to measure each phase current at N<sub>U</sub>, N<sub>V</sub>, N<sub>W</sub> terminal, it makes to change the trip level I<sub>SC</sub> about the short-circuit current.
- 13. To prevent errors of the protection function, the wiring of point B should be as short as possible.
- 14. For stable protection function, use the sense resistor Rsh with resistance variation within 1% and low inductance value.
- 15. In the short-circuit protection circuit, select the RC time constant of protection circuit in the range 2.0~2.5 µs.
- 16. Each capacitor C1 should be mounted as close to the pins of the GPM product as possible.
- 17. To prevent surge destruction, the wiring between the smoothing capacitor C2 and the P & GND pins should be as short as possible. The use of a high-frequency non-inductive capacitor of around 0.1~0.22 µF between the P & GND pins is recommended.
- Relays are used in most systems of electrical equipment in industrial application. In these cases, there should be sufficient distance between the MCU and the relays.
- The Zener diode or transient voltage suppressor should be adopted for the protection of ICs from the surge destruction between each pair of control supply terminals (recommended Zener diode is 22V/1W, which has the lower Zener impedance characteristic than about 15 Ω).
- 20. C3 of around seven times larger than bootstrap capacitor C4 is recommended.
- 21. Please choose the electrolytic capacitor with good temperature characteristic in C4. Choose 0.1~0.2µF R-category ceramic capacitors with good temperature and frequency characteristics in C1.
- 22 For stable analog voltage output for LVIC temperature, please use ceramic capacitor for C5.

## MECHANICAL CASE OUTLINE PACKAGE DIMENSIONS

